The implementation of analog multiplication process in analog domain is a challenging task, which involves complex circuits with large on-chip area and high power consumption to achieve highly linear multiplication performance. Therefore, such multipliers cannot be used for large scale problems. This paper addresses these issues and proposes four quadrant analog CMOS-memristive analog multiplier design aiming to reduce onchip area and power consumption of the circuit. The multiplier is designed using TSMC 180nm CMOS technology and simulated in SPICE. The proposed multiplier allows to reduce on-chip area and power consumption by 25% and 5%, respectively.
I. INTRODUCTION
The multiplication in analog domain is considered to be a challenging task useful for various systems, like neural networks [1] , [2] , [3] . Analog multiplication process requires the design on complex circuits with large on-chip area and high power dissipation. This leads to the application of the multiplication process in digital domain for large scale complex systems. However, the analog multiplication can increase the processing speed significantly, which can be important for near-sensor systems, as this allows to reduce analog to digital conversion part and speed up the processing. Therefore, most of the recent studies focus on reducing this parameters and optimizing the performance of the multiplier [4] , [5] , [6] .
This paper also addresses the issues of power consumption and on-chip area of analog multiplication circuits, and proposes CMOS-memristive analog four quadrant multiplier design implemented using TSMC 180nm CMOS technology. The design of existing multiplication circuit shown [7] is modified using memristors, as memristive circuit have already proven to be useful for reducing on-chip area and power dissipation in various systems [8] , [9] , [10] , [11] , [12] .
The rest of the paper is organized as following. Section II introduces a brief background about multiplier and memristors. Section III of the paper describes circuit design, followed by mathematical analysis in Section IV. Section V discusses simulation results and Section VI concludes the paper.
II. BACKGROUND
An analog multiplier is a device with two input ports and one output port. The output signal is the product of the two input signals. There are types of multipliers depending on their "quadrants". Viewing from a mathematical perspective, multiplication is a "four quadrant" operation, so that both inputs may be either positive or negative and as output may be also. There are several designs of multiplication circuits [1] , [3] , however, these multipliers are limited to signals of one polarity. If both signals are unipolar, it is called "single quadrant" multiplier, and the output will also be unipolar. If outputs can be of both polarity, the multiplier is a "four quadrant" multiplier, and the output is "bipolar" [13] , [14] . Multipliers serve in variety of applications including signal processing (amplitude/frequency modulations), ratio determination, variable gain amplifiers, frequency mixers, ring modulators and etc.
Based on operation, multipliers are divided into two categories weak and strong inversion. The proposed circuit operates in strong inversion. There are two types of strong inversion: first are based on geometric mean and squaring/dividing blocks, second are based on two or three squaring blocks. First type operates only in one quadrant, while second type can show in all four quadrants [7] . The circuit proposed in this paper is based on three trans-linear squaring. Trans-linear loops have no dependence on circuit parameters and supply voltage, also, current relation in their output is pure [15] . This brings several features as precision, simplicity, more linearity, high band width and low power expenditure.
There are plenty of analog multiplier circuits implemented with transistors and resistors. In this work, the existing current mode four quadrant multiplier design based on squaring circuits is taken as a framework, and CMOS transistors are replaced with memristors. Memristors are passive elements [16] , where the charge passing at instant of time changes the inner titanium dioxide concentration of memristor. Memristor remembers its last resistance state, meaning that when power is out, it can store the recent data until power is supplied again [17] , [18] , [19] . It gives several advantages to memristors over transistors. If current passing through the transistor is stopped, all the data are lost without retaining. However this is not the case with memristors, since memristors can retain the data. Also, memristor based circuits consume less power [8] , [9] , [10] , [11] , [12] .
The other advantage according to [20] is that memristor based circuits operate faster. However, as mentioned before memristors are passive elements. Thus, they can not introduce energy into the circuit and need some active elements. [17] claims that integrating together transistors and memristors is the best due to capability of delivering the identical or upgraded functionality with lesser components, thus providing significant savings for both chip area and operating power. 
III. CIRCUIT DESIGN

A. Squaring circuit
Squaring circuit is shown in Fig.1 . In the depicted circuit transistors M1 and M2 are biased at fixed currents and fixed Gate-Source voltages [21] . Four transistors M1 to M4 form a trans-linear loop. Output current was transferred by implementing simple current mirror. Assuming threshold voltages are equal: V T H,N = V T H,P = V T H and K N = K P = K there are relationships:
Then, by rearranging equations (1) and (2), the squaring equation can be obtained as in Eq. (3). It indicates that output is sum of squared input, DC current source and half of input current.
The initial and adjusted circuit parameters are shown in Table V-A and Table V -A, respectively. Fig 2. shows the multiplier circuit based on squaring circuit. The circuit constitutes of five pair of transistors in serial connection within the pairs(M1-M2, M3-M4, M5-M6, M7-M8, M9-M10). The pair M1-M2 buids up four squaring circuits with rest of the pairs [7] . Transistors M1, M7 and M8 are replaced with MS memristors model, since they are in boundary at saturation region. Fig.3 shows the circuit schematics with substituted memristor models. Used technology is 0.18μm CMOS. V dd = 1.8V and I b =10μA. 
B. Multiplier circuit
IV. MATHEMATICAL ANALYSIS
A. Input-output relationship
Based on a squaring principle, the output current is:
All the I values are labeled in Fig.3 . The input voltage of the circuit is equal to:
where V th is threshold voltage of CMOS transistors. Then from (5) the input resistance R in can be derived as:
(6) signifies that input resistance is not dependent from input currents. The relationship between body-source voltage of a MOS transistor and threshold voltage is as following: Even though threshold voltages of NMOS transistors varied or there was a V th mismatch in N and P type transistors, output current of each squaring circuit could be derived by applying it to each trans-linear loop in Fig.1 . Then, with considering V th mismatch, equation of output current is equal to:
In the equation E i are DC errors that depend on the threshold voltage mismatch of transistors σ i .
B. Small signal model
The corresponding small signal model of circuit is drawn in Fig.4 G i are voltage dependent current sources [22] .
λID . Note that for both 
V. SIMULATION RESULTS
A. Transient analysis W/L ratios of implemented transistors have significant importance in performance analysis. [23] states that W/L affects transconductance and current capability factors. Initial transistor parameter characteristics as in proposed circuit of [7] are shown in Table I . In order to achieve better multiplication characteristics, W/L ratios of several CMOS from Fig. were varied. Table II shows altered ratios. Adjustment has helped to achieve smoother output as will be discussed in next For the transient analysis inputs are I x =20 × 10 −6 × sin(2π10 5 t)A and I y =20 × 10 −6 × sin(2π10 6 t)A sinusoidal signals. According to equation (4) output current is multiplication of inputs divided by 8 times DC current source I b .
Since I b is equal to 10μA, output current is in range of -5μA to +5μA. However obtained outputs quiet varied from theoretical expectation. Both Fig.5 and Fig.6 are output waveforms, specifically, Fig.5 draws output before W/L adjustment and Fig.6 is after. Waveforms in pink represent output of [7] proposed circuit with all transistors, while dark-yellow waveforms depict output of memristors installed multiplier. My final achieved multiplication output, i.e. of Fig. 3 , is dark-yellow curve in Fig.6 . Before transistor width and length adjustment, output has significant amplitude variation between two consequent periods. After adjustment this problem is resolved. Though, peak-to-peak amplitude become from -7μA to +7μA, which is a sign of slight amplification. After memristors were placed, in the result curveform each bottom side of second period experienced moderate bend.
B. DC analysis
Initially, first input Ix is swept from -20μA to +20μA in steps of 4μA and Iy is taken as a parameter. Then, inversely, input Iy is swept while Ix is taken as a parameter. In Fig.7 transfer characteristics due to Iout are depicted respectively. Ideally the DC transfer characteristic of the analog multiplier should be linear [24] . However, in Fig.7 input-output relationships are not purely linear. It should be noted that these are the case for memristor installed circuit and it led to slight deviation in linearity relationship. 
C. Temperature analysis
In order to analyze temperature effect on performance, temperature is varied from -50C to 100C in steps of 50C. So four different values are recorded. Usually transistors are more heat sensitive rather than passive elements like resistor, capacitor and inductor [25] . Gate, drain and source currents of transistors changed in response to temperature variation whereas other elements of circuit do not. These variations near transistors affected output waveform, specifically, each 50C increase in temperature rose DC offset to about 2μA (Fig. 7) . D. THD analysis [7] investigated that their proposed multiplier had no more than 6% of distortion for 100kHz to 50MHz, which can be considered as a very good performance. The Table III below shows THD of proposed circuit for different frequencies. For lower frequencies it has extremely high THD values.
E. Power dissipation
It is expected that by replacing transistors with memristors the overall power loss would be decreased. Before substitution, circuit dissipated in total 83.5μW. However, after memristors were placed it was 80.6μW. Thus making the circuit to be more power saving. 
VI. CONCLUSION
This paper proposed current mode four quadrant analog multiplier circuit with memristors. The circuit operation is based on MOS trans-linear loops and it applies compact squaring circuits.The input resistance of the squaring circuit is not highly dependent from input currents. The result was that after memristors were replaced some of the performance characteristics improved while others not. In the output waveform bottom side of every second period had moderate bend, also DC analysis was not ideally linear. Higher temperatures marginally increased DC offset. Also total harmonic distortions were large at lower frequencies. The power dissipation of the circuit is observed to be diminished.
